1 What is claimed is:

1 1. A direct current sum bandgap voltage <u>comparator</u> 2 comprising:

a summing node;

- a plurality of current sources connected to the summing node, each current source supplying a current to the summing node and being connected to a power supply voltage, wherein the current at the summing node is equal to zero when the power supply voltage is equal to a preselected voltage; and
- an indicator circuit having an input connected to the summing node and generating a logical signal at an output, responsive to voltage changes in the summing node.
 - 1 2. The direct current sum bandgap voltage comparator of claim 1, wherein the current sources supply currents according to a band-gap equation.
 - 1 3. The direct current sum bandgap voltage comparator of claim 2, wherein the band-gap equation is:

$$K_1 (V_{CC} - V_T) + K_1 V_T = K_2 V_{BF} + K_3 (kT/q)$$

- where \mathbf{V}_{CC} is the power supply voltage, V_{T} is the threshold voltage, V_{BE} is the base emitter voltage, and kT/q is equal to the threshold voltage, V_{T} , where k is Boltzman's constant, T is the temperature in kelvin, q is the electronic charge, and K_{1} , K_{2} , and K_{3} are constants.
- 1 4. The direct current sum bandgap voltage comparator of claim 3, wherein the plurality of current mirrors comprises four current mirrors.

3

- 1 5. The direct current sum bandgap voltage comparator of
- 2 claim 4, wherein the first cyrrent mirror includes a
- 3 plurality of transistors and supplies a /current to the
- 4 summing node defined by $K_1(\mathbf{v_{cc}}-\mathbf{v_T})$, where $/\mathbf{v_{cc}}$ is the power
- supply voltage and V, is a threshold voltage in the first
- 6 current mirror.
- 1 6. The direct current som bandgap voltage comparator of
- 2 claim 5, wherein the second current mirror includes a
- 3 plurality of transistors and supplies a current to the
- 4 summing node defined by K_1V_1 , where V_1 /is a threshold voltage
- 5 in the second current mirror.
- 1 7. The direct current sum bandgap voltage comparator of
- 2 claim 6, wherein the third current mirror includes a
- 3 plurality of transistors and supplies a current to the
- 4 summing node defined by K_2V_{BE} , where V_{BE} is a base-emitter
- 5 voltage defined by a selected transistor in the third
- 6 current mirror.
- 1 9. The direct current sum bandgap voltage comparator of
- 2 claim 7, wherein the fourth current mirror supplies a
- 3 current to the summing mode defined by K3(kT/q).
 - 9. The direct current sum bandgap voltage comparator of claim 8 further comprising a clamping circuit connected to
- the summing node, wherein a voltage swing, responsive to
- 4 changes in current supplied by the current mirrors, may be
- 5 selected for the summing node.
- 1 10. The direct current sum bandgap voltage comparator of
- 2 claim 8 further / comprising a cascode stage interposed
- 3 between the summing node and the current mirrors.
- 1 The direct current sum bandgap voltage comparator of
- 2 claim & further comprising a hysteresis circuit connected
- 3 to the indicator circuit to reduce noise.



The direct current sum bandgap voltage comparator of claim, wherein the indicator circuit includes a pair of inverters connected in series, wherein an input in the first inverter is the input of the indicator circuit connected to the summing node and an output of the second inverter is the output of the indicator circuit.

The direct current sum bandgap voltage comparator of claim 12, wherein the indicator circuit provides a logic one output if the power supply is equal to or greater than a preselected voltage.

1 22. The zero power circuit of claim 22, wherein the fourth

2 current mirror supplies a current to the summing node

- 3 defined by $K_3(kT/q)$.
- 1 23. The zero power circuit of claim 22 further comprising
- 2 a clamping circuit connected to the summing node, wherein
- 3 a voltage swing, responsive to changes in current supplied
- -4 by the current mirrors, may be selected for the summing
- 5 node.
 - 1 24. The zero power circuit of claim 22 further comprising
- 2 a cascode stage interposed between the summing node and the
- 3 eurrent mirrors.
- 1 25. The zero power circuit of claim 22 further comprising
- 2 a hysteresis circuit connected to the indicator circuit to
- 3 reduce noise.
- 1 26. The direct current sum bandgap voltage comparator of
- 2 claim 22, wherein the indicator circuit provides a logic
- 3 one output if the power supply is equal to or greater than
- 4 a preselected voltage.





1 /2 /2 /3

4

.. 5

6

7

8

9

10

11

12

13

14

1

2

3

4

5

6

7

8

9

10

14. A zero power circuit comprising:

a first circuit;

a direct current sum bandgap voltage comparator comprising:

a summing node;

a plurality of current sources connected to the summing node, each current source supplying a current to the summing node and being connected to a power supply voltage, wherein the current at the summing node is equal to zero when the power supply voltage is equal to a preselected voltage; and

an indicator circuit having an input connected to the summing node and generating a logical signal at an output, responsive to charges in the summing node; and

a switching circuit for providing power to the first circuit from a primary power supply and a secondary power supply, the switching circuit being connected to the output of the indicator circuit, wherein power from the primary power supply is supplied to the first circuit if the logical signal indicates that the power supply voltage is equal to or greater than the preselected voltage and power from the secondary power supply is supplied to the first circuit if the power supply voltage is less than the preselected voltage.

1 15. The zero power circuit of claim 14, wherein the current sources supply currents according to a band-gap equation.

- 1 16. The zero power supply circuit of claim 15, wherein the
- 2 band-gap equation is:

$$K_1 (V_{CC} - V_T) + K_1 V_T = K_2 V_{BE} + K_3 (kT/q)$$

- 1 where \mathbf{v}_{cc} is the power supply voltage, \mathbf{v}_{t} is the threshold
- 2 voltage, V_{BE} is the base emitter voltage, and kT/q is equal
- -3 to the thermal voltage, where k is Boltzman's constant, T
- is the temperature in kelvin, q is the electronic charge,
- and K_1 , K_2 , and K_3 , are constants.
- 1 17. The zero power circuit of claim 16, wherein the
- 2 plurality of current mirrors comprises four current
- 3 mirrors.

, r , i.

3

- 1 18. The zero power circuit of claim 16, wherein the
- 2 secondary power supply is a battery.
- 1 19. The zero power circuit of claim 17, wherein the first
- 2 current mirror includes a/plurality of transistors and
- supplies a current to the summing node defined by $K_1(\mathbf{v_{cc}}-\mathbf{V_T})$,
- 4 where \mathbf{v}_{cc} is the power supply voltage and V_{t} is a threshold
- 5 voltage in the first current mirror.
- 1 20. The zero power ci/rcuit of claim 17, wherein the second
- 2 current mirror inclades a plurality of transistors and
- 3 supplies a current/to the summing node defined by K_1V_T ,
- 4 where V_T is a threshold voltage in the second current
- 5 mirror.
- 1 21. The zero power circuit of claim 20, wherein the third
- 2 current mirror includes a plurality of transistors and
- 3 supplies a cyrrent to the summing node defined by K₂V_{BE},
- 4 where V_{BE} is a base-emitter voltage defined by a selected
- 5 transistor in the third current mirror.